

Demo: Tracking loop of a GPS receiver under noisy hardware

Mohamed Mourad Hafidhi*, Imran Wali*, Sushant S. Samuel†, Arnaud Dion‡ and Emmanuel Boutillon*

*Lab-STICC, UMR 6582, Université de Bretagne Sud, 56100 Lorient, France.

†Indian Institute of Technology Roorkee, India

‡ISAE, Toulouse, France

Abstract—Global Positioning System (GPS) receivers are heavily used in mobile contexts, and there is motivation to minimize power consumption and maximize battery life in these devices. Power consumption and device lifetime can be improved by operating at minimal supply voltage, which increases the likelihood of hardware errors. The loss of robustness increases with the advancement of CMOS technology in combination with process/voltage/temperature (PVT) variations. The RELIASIC (Reliable ASIC) project investigates the fault tolerance in the GPS context starting from a standard GPS application and adding some redundant mechanisms to allow the GPS receiver to be tolerant to hardware errors. An Application-specific integrated circuit (ASIC) will be designed with two versions of the GPS receiver: the standard version, and a complex version where fault tolerant techniques are added to make the GPS receiver more tolerant to hardware errors. This demo presents the FPGA platform used to implement the two versions of the GPS receivers. The computed positions of the GPS affected by several type of noise are displayed on a screen with google map.

I. INTRODUCTION

Global Positioning System (GPS) receivers are heavily used in mobile contexts, and there is motivation to minimize power consumption and maximize battery life in these devices. Power consumption and device lifetime can be improved by operating at minimal supply voltage, which increases the likelihood of hardware errors. The loss of robustness increases with the advancement of CMOS technology in combination with process/voltage/temperature (PVT) variations [1].

The RELIASIC (Reliable ASIC) project [2] investigates the fault tolerance in the GPS context starting from a standard GPS application (extracted and modified from [?]) and adding some redundant mechanisms to allow the GPS receiver to be tolerant to hardware errors due to low voltage supply. An Application-specific integrated circuit (ASIC) is designed with two versions of the GPS receiver: the standard version, and a complex version where fault tolerant techniques are added to make the GPS receiver more tolerant to hardware errors (including, previous authors work [3], [4], [5], [6]). This demo presents the platform used first to implement the standard GPS receiver algorithm, and, then to evaluate the performance and the hardware complexity of a proposed technique for error tolerance. This platform (see Fig. 1, 2) will be used to test the future ASIC.



Fig. 1. Photograph of the FPGA test setup

ACKNOWLEDGMENT

This work was funded by French government sponsors COMIN Labs and the National Research Agency in the “Investing for the Future” program under reference ANR-10-LABX-07-01 and the Brittany Region. The authors would like to thank the Institut Supérieur de l’Aéronautique et de l’Espace (ISAE) for sharing with us VHDL codes of the GPS receiver application.

REFERENCES

- [1] S. Borkar, “Tackling variability and reliability challenges,” *IEEE Des. Test*, vol. 23, no. 6, pp. 520–520, Nov. 2006. [Online]. Available: <http://dx.doi.org/10.1109/MDT.2006.156>
- [2] [Online]. Available: <http://www.reliasic.cominlabs.ueb.eu/>
- [3] M. M. Hafidhi and E. Boutillon, “Improving the performance of the carrier tracking loop for gps receivers in presence of transient errors due to pvt variations,” in *2016 IEEE International Workshop on Signal Processing Systems (SiPS)*, Oct 2016, pp. 80–85.
- [4] M. Dridi, M. M. Hafidhi, C. Winstead, and E. Boutillon, “Reliable nco carrier generators for gps receivers,” in *2015 Conference on Design and Architectures for Signal and Image Processing (DASIP)*, Sept 2015, pp. 1–5.
- [5] M. M. Hafidhi, E. Boutillon, and C. Winstead, “Reducing the impact of internal upsets inside the correlation process in gps receivers,” in *2015 Conference on Design and Architectures for Signal and Image Processing (DASIP)*, Sept 2015, pp. 1–5.
- [6] —, “Reliable gold code generators for gps receivers,” in *2015 IEEE 58th International Midwest Symposium on Circuits and Systems (MWSCAS)*, Aug 2015, pp. 1–4.